INTRODUCTION
Epitaxial growth of GaAs on Sihas been the subject of increasing interest since such a system will provide the potential for util izing the strength of GaAs (high mobil ity and direct gap/optical phenomena) in conjunction with advanced Si processes for integrated device structures [1] [2] [3] [4] [5] [6] . However, the 1 arge misfit between GaAs and Si (-4%) arid the growth of a polar crystal on a nonpolar one result in a high density of lattice defects and antiphase disorder, and can cause the formation of a very large intrinsic electric charge that can act as a sheet of very high doping. One solution to these problems may be the use of (211)Si substrates to grow GaAs [5] . The formation of a thick buffer layer and an intrinsic interface charge, as well as suppression of the antiphase boundary, can be avoided in this way. However, the high density of dislocations and stacking faults is not satisfactory for device appl ications and growth of low-defect density (below 105/cm2) in GaAs epitaxial layer on Si has not been successfully demonstrated yet.
Reported low dislocation density (103/cm 2 ) seems to be underestimated [7] . Some discrepancies may come from using different techniques such as KOHetching and TEM studies. It was shown that values obtained from these two techniques can differ few orders of magnitude [8] . Some other differences estimated from TEM studies can come from the fact that dislocation density was estimated indifferent distances from the Si/GaAs interface on cross section 'micrographs,' or for different foil thicknesses in plan-view micrographs., Suppression of dislocation propagation by using GaAs layers several ~ thick does not appear to be a feasible solution, ~s the differences in thermal expansion coeffiCients create wafer warpage problems.
In this paper, the structure of GaAs/Si(211) heteroepi taxi all ayers with GaP-InGaP graded 1 ayers, InGaAs/GaAs and InGaAsllnGaP strained layers, and A1GaAs/GaAs unstrained superlattice layers has been investigated by high-resolution electron microscopy.
EXPER IMENTAL
GaAs crystal growth on a Si (211) substrate was conducted in a molecular-beam epitaxy (MBE) system (Varian-360).
Two different cleaning procedures, called A and B, were applied to the Si wafers to determine the importance of Si surface preparation on defect, formation at the Si /GaAs fnterface.
Method A followed the procedure described by Ishizaka [9] , where four major steps were involved: degreasing, acidic oxidation, alkaline oxidation, and boiling in HC1:H20:H202 (3:1:1) for 5-7 min followed b)' 01 water rinse. After this procedure the Si wafers were mounted to a molybdenum block with In where the Si wafer was dried with fil tered nitrogen. In the MBE growth chamber the sample temperature was raised to BOO°C for 10 min to desorb the SiO x ' After this procedure the Si surface was considered as oxide free.
Method B involved Ga reduction. In principle the procedure described above was repeated. Then,in the MBE chamber, the Si sample temperature was raised to BOO°C, and a beam of Ga was simultaneously impinged on the sample surface. This "Ga-reduction" procedure lasted for -10 min. Then, the Ga fUrnace shutter was closed, but the sample temperature was still kept . . at 800°C for one more minute to eliminate the excess Ga on the surface.
After this procedure the surface was considered oxide free, and specific layers, shown in All dislocations formed on the interface propagate through the graded layer (Fig. 2) .
The dislocation density is reduced significantly, about two orders of magnitude by SLSL of InGaAs/lnGaP. A very important feature of this blocking of dislocation propagation is that it does not occur gradually throughout all sets of strained superlattice layers but almost entirely at the uppermost interface between the strained layers and the final GaAs layer. Therefore, the reduction of dislocation density is only weakly dependent on the thickness of the strained-layer superlattices.
Unstrained superlattices of GaAs/GaA1As do not reduce the The dislocations density present in the top GaAs layer is in the range of 10 10 cm2, much too high for device applications.
Another type of strained-layer superlattice (GaAs!InGaAs -25% In) was applied directly to the Si surface (sample 23), which was cleaned by procedure A. In this way the dislocations density was reduced drastically, to as low as 10 8 /cm 2 or even locally below this value. .
Comparing these two structures, it was consi dered that InGaAs/GaAs strained-layer superlattices are more efficient in stopping dislocation propagation.
However, in this sample many impurities were formed at the interface. The GaAs/Si interface was not flat, and many triangular crystalline precipitates (presumably SiAs or SiC) were present (Fig. 3) . Formation of these precipitates was the source of stacking faults or twin formation. Therefore another cleaning procedure was applied (described earlier as B) for the following samples. In contrast to the previous structures, a buffer layer of GaAs was grown directly on the Si wafer . The temperature and the thickness of the buffer layer varied for samples 60 and 61 but the type of SLSL (InGaAs/GaAs, 5 nm each grown at 505·C) and the thickness and the growth temperature of the top GaAs layer (1 ~m thick, grown at 600·C with 3 min. growth interruption) was the same for both of those samples.
Because it was recogn ized that the total thickness of the strained layer superlattices did not influence the reduction of dislocation propagation significantly, only 10 layers of InGaAs/GaAs (5 nm each) were grown to decrease · total thickness of the epilayers. Sample 60, with a buffer layer grown at 505·C (a schematic drawing of this structure shown on Fig. lc TEM cross-section micrograph of the structure shown in Fi g. lb.
Note low defect dens i ty in the' GaAs layer, large number of stack ing faul ts propagating through the SLSL of InGaAs/GaAs and a triangul ar protrusion of the Si interface.
High resolution of this protrusion showed a crystalline structure. Fig. 4 . TEM micrographs of the structure shown in Fig. 1c . Note the SLSL grown on the GaAs buffer layer.
There were found many dislocation free areas in th e top GaAs 1 ayer (b), but there were some areas with hi gher dislocation density (a,c).
turned out to have large dislocation-free areas in the GaAs, and the average dislocation density was in the range of 107/cm~ at 150 nm from the Si inter face (Fig. 4) . Sample 61, grown with the buffer layer at 300°C (as shown in Fi g. Id), showed a sl i ghtly higher dislocation density than sample 60.
It was very interesting to observe that only one strain layer of InGaAs (sample 62, shown in Fig. Ie ) was enough to bend many dislocations, but many of them still propagated to the GaAs. Bending of dislocations again occurred on the upper interface with GaAs (Fig. 5) .
Because of the observation that the upper interface of strained 1 ayer superlattices is most efficient in the bending of dislocations, three sets of SLSL were grown on the Si separated by 50 nm of the GaAs buffer 1 ayer (sample 72, shown in Fig. If) . It was expected that each set would reduce the dislocation density on the upper GaAs layer. Indeed, each set of SLSL caused additional dislocation bending, and there were many dislocation free areas (3-5 ~m long) (Fig. 6 ), but there were areas where additional dislocations were formed at the lower interface between the buffer 1 ayer and the SLSL. Therefore, in some areas the dislocation density was slightly higher. 
DISCUSSION
Jlmong all structures investigated, the largest dis l ocation-free areas were observed locally in sampl es 60 and in 72. In these sampl es (parti cularly in sample 60), the dis l ocations density dropped a few orders of magnitude and reached 107 /cm2, as was reported for GaAs grown on a (100)Si substrate.
This dislocation density i s still too high for many device applications, particularly for minority-carrier devices.
However, the misfit strain might prevent t he glide of the total dis l ocation from the interface. Figure_7 shows that numerous stacking ·faults are formed lying on the (111) and (111) (111) and an edge stair-rod at the interface. Both reactions leave edge misfit dislocations at the interface and pro.9!1ce Shockley partials that have no Burgersvector compQtlent (for the a/6[121J partial) or only a small component (for the a a/6[112J partial) along [Il1J, which is Jhe direction __ of maximum misfit strain for _a misfit disloc' ation along [Ol1J. The partial dislocations gliding on (111), the plane perpendicular to (211), are often observed to stop at the top interface of the SLSLs. In some cases, reactions of such part~al dislocations produce threading dislocations that extend through the top GaAs 1 ayer . ' The reactions described above show the possibility that misfit dislocations at the (211)Si interface may dissociate, l eaving a partial dislocation at the interface and allowing a threading partial to enter the epitaxial layer.
The partial dislocation left at the interface can still release most of the interfacial strain. This mechanism might explain the extremely high density of dislocations propagating into the epilayer. Therefore, even a reduction of threading-<lislocation density by several orders of magnitude by SLSLs does not reduce the dislocation density in the top GaAs layer sufficiently. For Si(100), two perpendicu l ar dOO> directions are lying on the interface, so that most misfit dislocations are of Stacking faults formed at the Si/GaAs interface a) laying on ttl,e (111) plane, b) l aying on the (111) pl ane. 6 the edge type, unable to glide into the epilayer. Only a small fraction of them ( "type 2" [lOJ) has Burgers vectors inclined to the (100) plane, suitab l e to glide into the upper epilayers.
In view of the above discussion, it appears to be a notable ach i evement that the growth of 10 1 ayers of InGaAs/GaAs SLSLs grown on (211)Si with a GaAs buffer 1 ayer (sampl e 60) or wi th three SLSl packages (sample 72) resulted in a dislocation density in the top GaAs layer in the 10 7 cm-Z range, comparable to the recently reported dislocation densities for GaAs grown on (100)Si [11,12J. In addition to dislocations and stacking faults, the interfacial strain causes as well the formation of twins and twin lamell as. The number of , these defects increases on impured and not ,atomically flat Si surfaces. The presence of microtwins and stacking faults seems to be very unfavorable to get dislocation free GaAs.
